Citation Steinberg, Hadar et al. "Surface State Transport and Ambipolar Electric Field Effect in Bi2Se3 Nanodevices." Nano Letters 10.12 (2010): 5032-5036. As Published http://dx.Creative Commons Attribution-Noncommercial-Share Alike 3.0 Detailed Terms http://creativecommons.org/licenses/by-nc-sa/3.0/ The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Electronic transport experiments involving the topologically protected states found at the surface of Bi 2 Se 3 and other topological insulators require fine control over carrier density, which is challenging with existing bulk-doped material. Here we report on electronic transport measurements on thin (<100 nm) Bi 2 Se 3 devices and show that the density of the surface states can be modulated via the electric field effect by using a top-gate with a high-k dielectric insulator. The conductance dependence on geometry, gate voltage, and temperature all indicate that transport is governed by parallel surface and bulk contributions. Moreover, the conductance dependence on top-gate voltage is ambipolar, consistent with tuning between electrons and hole carriers at the surface. Topological insulators (TIs) 1-4 constitute a new class of materials with unique properties resulting from the relativistic-like character and topological protection of their surface states 5,6 . Theory predicts these to exhibit a rich variety of physical phenomena such as anomalous magneto-electric coupling 7 and Majorana excitations 8 . Although TI surface
states have been detected in Bi-based compounds by ARPES 9-11 and STM techniques [12] [13] [14] , electrical control over their density, required for most transport experiments, remains a challenge. Existing materials are heavily doped in the bulk, thus preventing electrical tunability of the surface states and their integration into topological quantum electronic devices.
Bi 2 Se 3 is a suitable platform to demonstrate electronic transport physics through topologically protected surface states due to its relatively wide bulk band-gap (0.3 eV) 9 .
In bulk Bi 2 Se 3 an anomalous high field magnetoconductance was reported 15 , and an indication of surface transport was found in the form of Shubnikov-de-Haas oscillations in Bi 2 Se 3 16 and Bi 2 Te 3 17 . In thin layers of doped Bi 2 Se 3 , a significant part of the conductance should take place through the top and bottom surface states as well as through the bulk. Electronic transport was studied on Bi 2 Se 3 nano-platelets 18 and nanoribbons 18, 19 , where Aharonov-Bohm interference 19 was interpreted as coherent surface transport around the ribbon 19 .
In this letter we report on transport measurements of exfoliated Bi 2 Se 3 nanodevices of variable thickness, establishing the different contributions of bulk and surface states to the device conductance. Moreover, by using top and bottom gate electrodes, we are able to modulate the conductance via the electric field effect, including an ambipolar regime for the top surface state, consistent with the gapless band structure of the TI surface states. Our measurements enable us to estimate the densities and mobilities of the bulk and the surface. We measure the temperature dependence of the device conductance, and extract the evolution of the surface mobility with temperature, which allows to identify possible scattering mechanisms for the surface states.
Arsenic-doped Bi 2 Se 3 single crystals are synthesized by melting a stochiometric mixture of Bi and Se, and trace amounts of As, in a quartz tube at 850°C, followed by slow cool down. Infrared reflectometry and electronic resistivity measurements indicate that the material is electron-doped, with resistivity ranging from 0.4 to 0.7 mΩcm at room temperature. The resulting ingots cleave easily, and are exfoliated to produce thin flakes, which are deposited on a Si substrate capped with SiO 2 and contacted using standard electron beam lithography. An AFM image of a device contacted in a Hall bar geometry is shown in Figure 1a . The device scheme is presented in Figure 1c : We demonstrate the contribution of the surface channels to conduction by measuring the square conductance G and the Hall coefficient R H , on devices of varying thickness d. G
includes contributions from the bulk and surface carriers:
where σ is the conductivity associated with each component. Specifically σ bulk = n bulk µ bulk e and σ surface = n surface µ surface e, where n bulk,surface are the bulk and surface densities, µ bulk,surface are their mobilities and e the absolute value of the electron charge. Figure 2a shows G vs d for a set of devices fabricated from the same ingot (denoted Ingot A Figure   2c ). R H 2D also depends on d, indicating that the electronic transport is not purely twodimensional.
If the system conductance is neither purely 3D nor 2D, we have to consider the parallel contribution of both bulk and surface. This is done by deriving a two population charge carrier model, similar to those used for semiconductor heterostructures, where multiple carriers of different mobilities, such as electrons and holes, or electrons belonging to different bands, contribute to conductance in parallel 21 . In the two-carrier model R H depends on the respective densities of the two carriers and the ratio of their mobilities (see SI for details). In our case, one carrier is a surface channel and the other is a bulk channel, setting α = µ bulk / µ surface we have
Although the available dataset spans a limited range of device thicknesses (17-80 nm), the densities and mobilities can be estimated by fitting equation 2 (solid line in panels b,c) to the data. This yields n surface ~ 4·10 13 cm -2 and n bulk ~ 1·10 19 cm -3 . The quality of the fit is relatively insensitive to the parameter α (with values from 0.5 to 2 yielding similarly good fits), which does not allow a precise determination of the mobility ratio using R H .
However we can use the conductance data: plugging n surface and n bulk into the slope and intercept found by fitting the data in panel (a) yields µ bulk ~ 1700 cm 2 /Vs and µ surface ~ 1000 cm 2 /Vs. Both n bulk and µ bulk agree with independent measurements carried out on bulk samples of the same material. Figure 3a shows R vs. top gate voltage V TG . R is the square resistance measured in a 4-probe geometry. We report data taken on two devices at T = 4K, device 1 (40 nm thick) and device 2 (45 nm). The devices are fabricated from an ingot denoted as Ingot E, (of similar bulk properties to Ingot A) with HfO 2 dielectric.
Devices of both ingots reported in this study exhibit the same behavior. The gate induces a modulation of 1-2% over a resistance of 40-60 Ω, with a resistance peak near V TG = 0 V. In some devices (e.g. Device 1), a sharp drop in resistance is found at negative voltage, which we associate with the onset of bulk conduction via the bulk valence band states at the surface (see SI). To separate the parallel contributions of bulk and surfaces it is convenient to discuss square conductance G = 1/R, which decomposes into One of our key findings is that the conduction minima in HfO 2 gated devices appears near V TG = 0, suggesting that although the bulk is highly doped, the surface band structure is shifted so that the charge neutrality point of the surface state is close to the Fermi energy, as shown in Figure 1b . This result is found in more than 10 devices fabricated in separate batches, and suggests that it is possible to tune the surface state Fermi energy by careful design of the interface. This shift is likely associated with the nature of the Bi 2 Se 3 -HfO 2 interface, where metal-induced gap states are expected to form 24 . Due to its large dielectric constant, HfO 2 can cause a significant shift in the work function of metals 25, 26 , bending the bands upwards, and leaving a layer depleted of bulk carriers near the surface. To further test the effect of the dielectric on the top surface band structure, we have fabricated devices with Al 2 O 3 , which has a smaller dielectric constant, and found the conductance minimum is shifted to V TG ~ -10V (devices 3 and 4, Figure   3b ). Biasing the back-gate (Figure 3d ) modulates the conductance, but a minimum feature is not detected, which is not surprising in view of the high carrier density of this surface.
The field effect mobility is usually extracted by taking Assuming that all the charge is induced on the bottom surface state leads to a lower bound for its mobility, µ ≥ 600 cm 2 /Vs, consistent with the value obtained above. We note that varying the top gate voltage at different back gate voltages (inset to Figure 3d) confirms that the top and bottom channels are independent. It is also not trivial to extract the top surface mobility, due to the combined charging of the bulk and surface (screening due to the surface states in this case is weaker because of the proximity to the Dirac point). We find therefore a lower limit of µ ≥ 50 -100 cm 2 /Vs, although it is most likely significantly higher.
We now turn to the temperature dependence of the conductance. In summary, we show that the surface states contribute significantly to the conductance of nanoscale Bi 2 Se 3 devices and their contribution can be tuned via the electric field effect, even at relatively high bulk doping. The coexistence of three parallel conductance channels is secured by the topological protection of the surface states, opening new possibilities for electronic devices, scalable down to a thickness of few nanometers 31 while retaining the metallic nature of the surface states.
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Two-carrier surface-bulk model
To calculate the Hall voltage in magnetic field B in a general multiple-carrier model, one sums over the contributions of all carriers to the conductivity tensor σ tot :
Where the sum is over the carrier index i, n i and µ i stand for density and mobility of carrier i, respectively, and e is the absolute value of the electron charge. ρ xy is the off diagonal element of (σ tot ) -1 . For two carriers: 
It is common to use the Hall coefficient R H :
When expressed in 3D units, n being a volume density, we substitute n 1 = n bulk , µ 1 = µ bulk , n 2 = n surface /d, µ 2 = µ surface : 
Simultaneous charging of bulk and surface
We noted in the main text that based on geometry considerations, presented in Figure 2 , both bulk and surface channels contribute significantly to the electronic transport. Here we argue that such bulk contribution should be detectable also in gating measurements.
We demonstrate that the surface and bulk have to charge together using the energy band diagram in Figure S1 . When the surface denstiy is zero the Dirac point is at the Fermi energy (a). Since the bulk conduction band is 0.2eV above the surface Dirac point, it will have to be above the Fermi energy, and hence undergo band-bending from bulk to surface, resulting in a depletion layer. The thickness of the depletion layer could be in the order of 1nm for the bulk densities in our samples. Charging the surface states results in a downward shift of their dispersion with respect to the Fermi energy (b). The bulk dispersion shifts downwards at the surface and within the depletion layer, narrowing of the depletion layer and hence charging the bulk. The charge added by the applied gate voltage is therefore shared between the surface states and the bulk. Note that this is not a consequence of screening, but rather of the coupling of surface and bulk dispersions which reside in the same band-structure. Screening plays an additional role in determining the amount of charge induced at the surface versus the bulk.
Compilation of ΔG(V TG ) Results
If the application of gate voltage modifies the charge of the bulk, this should have a signature in the field effect measurements presented in Fig 3. We can notice this effect in Figure S2 , where we plot ΔG(V TG ) = G(V TG )-G(V min ) measured for 7 different devices with HfO 2 dielectric, fabricated on the same sample from Ingot E. This data set included the devices discussed in the main text (Devices 1, 2 and 5 marked on the panels). If we symmetrize the data by subtracting a linear component from each data set ( Figure   S3 ) we find all the data sets are similar, with small variability of the minimal conductance feature around V TG ~ 0V, and a typical slope ΔG/ΔV TG . 2 out of the 7 devices exhibit a sharp increase in conductance at V TG ~ -8V.
The conductance of each device can therefore be modeled as a sum of three contributions, assiciated with the bulk and both surfaces, where both the bulk and the top surface which on the gate voltage:
G tot = G bot + G bulk (V TG ) + G top (V TG ), where G bulk (V TG ) is linear and G top (V TG ) is ambipolar. Figure S3 vary widely, and it is possible that this variability is related to differences in such surface details.
Possible origin of the sharp decrease in resistance at negative gate voltage
In some devices (e.g. D1 in Figure S3 ) a sharp increase in conductance appears at a negative gate voltage V TG ~ -8 V. This feature is difficult to investigate since it appears near the limit of the voltage accessible by the top gate. One possible origin is that at negative voltage the valence band is pulled above the Fermi energy, forming an inversion layer where electrical transport is carried by holes in the bulk ( Figure S4 ). 
